The disciplined clock system aiming at providing frequency signal with excellent frequency stability, which combines the well short-term frequency stability of the oven controlled crystal oscillator(OXCO) with the excellent long-term frequency stability of the one pulse per second (1PPS) output of the global navigation satellite system (GNSS) receiver. Based on the phase locked loop(PLL) structure, a disciplined clock system mainly consisting of 3 parts has been designed, the clockbias information is get from the UBX protocol generating by the Ublox receiver, and the unbiased finite impulse response(FIR) filter having a good performance is used as a loop filter. Some experiments are carried out, and it shows that the Allan variance of frequency stability of disciplined clock has been improved 2 orders and reached to 11
INTRODUCTION
The use of 1PPS signal to discipline the local OCXO on the relevant research carried out in foreign countries Earlier. In view of the sawtooth error of the 1PPS signal and local crystal oscillator frequency deviation, aging and frequency offset, this problem was originally proposed in 1982 and Allan and Barnes proposed using Kalman filter to solve the problem. In 1999, Yuriy S. Shmaliy found that the Kalman estimates may become biased when the noise is not a Gaussian noise. Yuriy S. Shmaliy studied a variety of ways to weaken these errors. In 2002, he proposed the Unbiased sliding average filter to reduce the noise and found that this method is better than the third-order Kalman filter. However, it is possible that the OXCO will drift due to other factors such as temperature. In this case, the filter becomes less effective. In 2003 Nigel C. Helsby proposed the use of balanced mixers and DDS to achieve local oscillator frequency drift calibration, making frequency stability to achieve greater improvement. In 2006, Yuriy S. Shmaliy proposed an unbiased FIR filter, which is very effective for the TIE model. For noise signals that are not Gaussian white noises, it also has a better inhibitory effect.
In this paper, using the unbiased FIR filter method as a loop filter, which is based on PLL structure, and getting the information of clockbias by the Ublox UBX protocol. The results obtained using the symmetricom 5125A. In what follows, Section 2 presents the system design of the disciplined clock including the detailed description of each component. Section 3 describes the experimental platform and the measurement results. Finally, conclusions are given at Section 4.
DISCIPLINED CLOCK SYSTEM DESIGN
The disciplined clock system is essentially a phaselocked loop which consists of three parts, including the phase detector (PD), the voltage-controlled oscillator (VCO) and the loop filter (LP). The role of the phase-locked loop is to output a frequency signal synchronized with the frequency and phase of the input reference signal. In the synchronized state, the phase detector output phase difference between the input signal and the output signal is 0 or a constant. Its basic structure is shown in Fig.1 , The Ublox provides accurate measurement of the external oscillator, and external interface has been equipped with in Ublox receiver to control the external oscillator. What's more, the Ublox can receive the GPS, GLONASS, BeiDou concurrently, and it integrates a low phase noise 30.72 MHz reference oscillator.The measurement of frequency and phase offset usually given in the UBX protocol, and the CPU can obtain information by the SPI/I2C.
Voltage control circuit is the most important part of the disciplined clock system which can adjust OCXO's voltage value. As shown in Fig.3 ., the system uses a DAC conversion chip, it is a 16-bit precision DA, DAC8811, providing -12V ~ 12V voltage control range. 
Where D is the D/A value of the D/A converter and oxco f is the frequency of the OXCO's output signal.
For the 16 bit D/A, the frequency resolution of the voltage control circuit is 0.0012Hz. The shortterm frequency accuracy will be reach to 10 10  , the higher the accuracy, the frequency adjustment will be more accurate. however, the noise caused by the circuit board should be little.
For a loop filter in a PLL, the main purpose of which is to transfer a control signal to the VCO and to establish the dynamic characteristics of the loop. According to the OXCO frequency measurement model, the measurement error can be expanded to the Taylor series. Considering the characteristics of the OXCO itself, only the first three terms of the Taylor series are needed. The model expression is
Where n can be 0, 1, 2, 3, …,  is the frequency measurement interval, 1 (0) x is the clock bias, 2 (0) x is an initial frequency offset of a local clock from the reference frequency, 3 (0) x is an initial frequency drift rate,  is a random noise caused by the oscillator and environment. Let 
is the observation vector, we have that 
and the coefficients have the following properties:
The block diagram of the unbiased FIR filter is illustrated in the Fig.4，the measurement 1 ( ) n  is filtered by the FIR 2 ( ) h i and the output 1 ( ) x n represents the unbiased estimate of clockbias, the output 2 ( ) x n represents the unbiased estimate of the derivative of 1 ( ) x n ,and so forth. 
And the first estimate 1 ( ) x n appears at 2 1 N  , the first estimate 2 ( ) x n appears at 1 
EXPERIMENTAL PLATFORM AND EXPERIMENTAL RESULTS

Experimental Platform
To evaluate the performance of the output frequency of the circuit board, the measurement set is organized as shown in The 10MHz frequency signal of the disciplined clock goes to the first input of the Phase noise analyser symmetricom 5125A which has great phase noise performance, -140dBc/Hz at a 1Hz offset (10MHz fundamental), makes it the perfect solution to characterize the lowest noise frequency reference available, and the reference signal is the 10MHz signal frequency in NTSC (National Time Service Center in China) going to the second input of the symmetricom 5125A.
Frequency stability analysis
After 2 days' measurement, the Allan deviation results of each component are shown in Fig.6 and Fig.7 . Figure 6 : the Allan deviation of the OXCO before disciplined
In Fig.6 ., The curve goes up with  due to the frequency drift which is mainly caused by aging and the temperature drift. In Fig.7 ., the curve starts to go down when 40s   owing to the GNSS signal having an excellent long-term frequency stability. To compare the Allan deviation of the OXCO before disciplined and after disciplined, presented in Table 1 , and  is the sampling interval. The shortterm stability of the OXCO become worse, due to correcting frequency frequently, which cannot be avoided. However, the Allan variance of long-term frequency stability of OXCO has been improved 2 orders which is 
CONCLUSIONS
The paper has presented a method to discipline the local clock using the unbiased FIR filter as a loop filter in the PLL, and getting the information of clockbias by the UBX protocol. The experiment shows that it can improve the frequency stability of crystal oscillator about 2 orders.
